

FPGA Synthesis and Prototyping Lab: 37

Multiplexers/De Multiplexers

Introduction

The purpose of this experiment is to Synthesis and Check the behavior of the Multiplexers/De Multiplexers circuits mentioned in Lab 7, 8.

Software tools Requirement

Xilinx Vivado

Synthesis the circuits given in Lab-7, 8 on ARTY A7 FPGA or NEXYS A7 FPGA Kit associated with your Login.

Results should have

Synthesis Report

RTL Schematic

Pin Mapping Report

Screenshot of the Remote Lab-Showing outputs (if any)

Note: You can use Xilinx Vivado IP Core and Virtual Input /Output to give inputs and View outputs or you may use Chipscope (ILA) for viewing the outputs.

Refer to demo Videos in LMS for usage of IP Core, VIO, and Chipscope (ILA)